

Applicant : Jun KOYAMA  
Serial No. : Not yet assigned  
Filed : April 17, 2001  
Page : 8

Attorney's Dock #: 12732-026001 / US4850

REMARKS

Claims 1-26 are pending in this application with claims 1, 11, 14, 19, and 23 being independent. Claims 4 and 5 have been amended to place the application in better condition for initial examination. No new matter has been added.

Attached is a marked-up version of the changes being made by the current amendment. The attached page is captioned **"Version with markings to show changes made."**

The examiner is invited to contact the undersigned with any questions at the number set forth below. Please apply any charges or credits to Deposit Account No. 06-1050.

Respectfully submitted,

Date: April 17, 2001

  
\_\_\_\_\_  
William D. Hare  
Reg. No. 44,739

Fish & Richardson P.C.  
601 Thirteenth Street, NW  
Washington, DC 20005  
Telephone: (202) 783-5070  
Facsimile: (202) 783-2331

40052654.doc

FILED TO P. 343260

**Version with markings to show changes made**

In the specification:

The paragraph beginning at page 26, line 16 has been amended as follows:

Specifications of the FPC input terminals used in this embodiment are shown in Table 1.

Note that the "terminal Nos." in Table 1 correspond to the numbers (1 to 100) above the FPC input portions (1) 904a and the FPC input portions (2) 904b in Fig. 9.

**[[Table 1]]**

terminal No.	symbol of terminal	voltage (range) (V)	remarks (name of signal etc.)
1	EL CATH	approximately 4 (0.0~9.0)/9	EL driving direct current power supply (negative terminal)
2	EL ANOD	9	EL driving direct current power supply (positive terminal)
3	S LATb	0.0/9.0	latch inversion signal of source driver circuit
4	S LAT	0.0/9.0	latch signal of source driver circuit
5	VD 18	0.0/9.0	digital video signal 18
6	VD 15	0.0/9.0	digital video signal 15
7	VD 14	0.0/9.0	digital video signal 14
8	VD 13	0.0/9.0	digital video signal 13
9	VD 12	0.0/9.0	digital video signal 12
10	VD 11	0.0/9.0	digital video signal 11
11	VD 10	0.0/9.0	digital video signal 10
12	VD 09	0.0/9.0	digital video signal 9
13	VD 08	0.0/9.0	digital video signal 8
14	VD 07	0.0/9.0	digital video signal 7
15	VD 06	0.0/9.0	digital video signal 6
16	VD 05	0.0/9.0	digital video signal 5
17	VD 04	0.0/9.0	digital video signal 4
18	VD 03	0.0/9.0	digital video signal 3
19	VD 02	0.0/9.0	digital video signal 2
20	VD 01	0.0/9.0	digital video signal 1
21	S GND	0	negative power supply of source driver circuit
22	S VDD	9	positive power supply of source driver circuit
23	S LEFT	0.0 or 9.0	switching of scanning direction of source driver circuit (0.0: scanning to the right, 9.0: scanning to the left)
24	S SP	0.0/9.0	start pulse of source driver circuit
25	S CKb	0.0/9.0	inverted clock signal of source driver circuit
26	S CK	0.0/9.0	clock signal of source driver circuit
27	VD 01	0.0/9.0	digital video signal 1
28	VD 02	0.0/9.0	digital video signal 2
29	VD 03	0.0/9.0	digital video signal 3
30	VD 04	0.0/9.0	digital video signal 4
31	VD 05	0.0/9.0	digital video signal 5
32	VD 06	0.0/9.0	digital video signal 6
33	VD 07	0.0/9.0	digital video signal 7
34	VD 08	0.0/9.0	digital video signal 8
35	VD 09	0.0/9.0	digital video signal 9
36	VD 10	0.0/9.0	digital video signal 10
37	VD 11	0.0/9.0	digital video signal 11
38	VD 12	0.0/9.0	digital video signal 12
39	VD 13	0.0/9.0	digital video signal 13
40	VD 14	0.0/9.0	digital video signal 14
41	VD 15	0.0/9.0	digital video signal 15
42	VD 16	0.0/9.0	digital video signal 16
43	G GND	0	negative power supply of gate driver circuit
44	G VDD	10	positive power supply of gate driver circuit
45	G UP	0.0 or 10.0	switching of scanning direction of gate driver circuit (0.0: scanning to the right, 9.0: scanning to the left)
46	G CKb	0.0/10.0	inverted clock signal of gate driver circuit
47	G CK	0.0/10.0	clock signal of gate driver circuit
48	G SP	0.0/10.0	start pulse of gate driver circuit
49	EL ANOD	9	EL driving direct current power supply (positive terminal)
50	EL CATH	approximately 4 (0.0~9.0)/9	EL driving direct current power supply (negative terminal)

The paragraph beginning at page 27, line 10 has been amended as follows:

Table 2 shows the size of TFTs included in the shift register, the NAND circuits, and the buffers which constitute the gate driver circuits of this embodiment. The shift register, the NAND circuits, and the buffers use p-channel TFTs and n-channel TFTs, and both of them are shown in Table 2. The symbols in Table 2 correspond to reference symbols of Fig. 11. L[ $\mu\text{m}$ ] in Table 2 represents the channel length of the TFT whereas W[ $\mu\text{m}$ ] represents the channel width of the TFT.

[[Table 2]]

Pch-TFT	L [ $\mu\text{m}$ ]	W [ $\mu\text{m}$ ]	Nch-TFT	L [ $\mu\text{m}$ ]	Lov [ $\mu\text{m}$ ]	W [ $\mu\text{m}$ ]
g chsw a	4.5	20	g chsw a	5	0.5	10
g sfr b	4.5	16	g sfr b	5	0.5	8
g sfr c	4.5	40	g sfr c	5	0.5	20
g sfr d	4.5	10	g sfr d	5	0.5	5
g nand e	4.5	22	g nand e	5	0.5	22
g buff f	4.5	50	g buff f	5	0.5	25

The paragraph beginning at page 28, line 18, has been amended as follows:

Table 3 shows the size of TFTs included in the shift register, the NAND circuits, and the buffers which constitute the source driver circuit of this embodiment. The shift register, the NAND circuits, and the buffers use p-channel TFTs and n-channel TFTs, and both of them are shown in Table 3. The symbols in Table 3 correspond to the reference symbols of Fig. 12. L[ $\mu\text{m}$ ] in Table 3 represents the channel length of the TFT whereas W[ $\mu\text{m}$ ] represents the channel width of the TFT. The channel length of the n-channel TFT includes an LOV region.

[[Table 3]]

Pch-TFT	L [ $\mu\text{m}$ ]	W [ $\mu\text{m}$ ]	Nch-TFT	L [ $\mu\text{m}$ ]	Lov [ $\mu\text{m}$ ]	W [ $\mu\text{m}$ ]
s_chsw_a	4.5	60	s_chsw_a	5	0.5	40
s_sfr_b	4.5	50	s_sfr_b	5	0.5	25
s_sfr_c	4.5	100	s_sfr_c	5	0.5	50
s_sfr_d	4.5	30	s_sfr_d	5	0.5	15
s_nand_e	4.5	50	s_nand_e	5	0.5	50
s_buf1_f	4.5	100	s_buf1_f	5	0.5	50
s_buf1_g	4.5	100	s_buf1_g	5	0.5	50
s_buf1_h	4.5	300	s_buf1_h	5	0.5	150
s_buf1_i	4.5	400	s_buf1_i	5	0.5	200
s_lat1_j	4.5	16	s_lat1_j	5	0.5	8
s_lat1_k	4.5	16	s_lat1_k	5	0.5	8
s_lat1_m	4.5	4	s_lat1_m	5	0.5	2
s_buf2_n	4.5	30	s_buf2_n	5	0.5	15
s_lat2_p	4.5	16	s_lat2_p	5	0.5	8
s_lat2_r	4.5	16	s_lat2_r	5	0.5	8
s_lat2_s	4.5	4	s_lat2_s	5	0.5	2
s_buf3_t	4.5	30	s_buf3_t	5	0.5	15

The paragraph beginning at page 28, line 23 and continuing to page 29, line 3 has been amended as follows:

Specifications of the display panel according to this embodiment are shown in Table 4.

[[Table 4]]


size of screen	diagonal 4.0 inches
number of pixels	640 × 480
interval of pixels	126 $\mu$ m
grey scales	64 (6bit)
aperture ratio	60%
operating clock frequency of source driver circuit	12.5 MHz
operating clock frequency of gate driver circuit	252 kHz
voltage of driver circuit	12V
voltage of display region	6V
duty ratio	61.5%
color	monochrome

10240\*1332800

The paragraph beginning at page 58, line 20, has been amended as follows:

The molecular formula of the EL material (coumarin pigment) reported in the above article is shown below.

[[Chemical formula 1]]




The molecular formula of the EL material (Pt complex) reported in the above article is shown below.

The paragraph beginning at page 59, line 12, has been amended as follows:

The molecular formula of the EL material (Ir complex) reported in the above article is shown below.

[[Chemical formula 3]]



In the claims:

4. (Amended) A self-luminous device according to **[claim1]** claim 1, wherein the source region and the separate semiconductor film are electrically connected to their respective power supply lines.

5. (Amended) A self-luminous device according to **[claim1]** claim 1, wherein the separate semiconductor film has a region that overlaps with the gate electrode with the gate insulating film sandwiched therebetween, and the region overlapping with the gate electrode takes up 60% or more of the separate semiconductor film.